Virtual Execution Platforms for Mixed Time-Criticality Applications: Demonstrating the CompSoC Platform and Design Flow

نویسندگان

  • Benny Akesson
  • Martijn Koedam
  • Anca Molnos
  • Ashkan Beyranvand Nejad
  • Andrew Nelson
  • Sander Stuijk
  • Kees Goossens
چکیده

Systems-on-Chip (SoC) complexity increases as a growing number of applications are integrated and executed on sophisticated multi-processor systems that strike a balance between performance, cost, power consumption and flexibility [4, 6]. Complexity is further increased by an increasing number of concurrently executing applications, which result in a large number of possible use-cases. The applications have mixed time-criticality, which is a mix between firm, soft, and no real-time requirements. Firm real-time requirements must always be satisfied to avoid unacceptable output quality loss. Occasional failures to meet soft requirements can be tolerated. Non-real-time applications do not have well-defined timing requirements, but must be responsive. Verification of real-time requirements is traditionally performed using formal timing analysis, simulation, or a combination of the two. Firm real-time applications demand rigorous formal analysis, since their requirements must always be met. In contrast, soft real-time applications are often verified by simulation for a large set of inputs, as they are often dynamic by nature and difficult to verify by formal methods in a cost-effective manner. A key challenge with verification is that platform resources, such as processors, interconnect, and memories, are shared between applications to reduce cost. This results in interference between applications, making their temporal behaviors inter-dependent. This causes three problems with respect to integration and verification. Firstly, accurate system-level simulation and several approaches to timing analysis become infeasible, because of the state-space explosion resulting from the many use-cases, application inputs, and resources states. Secondly, use-case verification becomes a circular process that must be repeated if an application is added, removed, or modified [3]. Thirdly, verification of a use-case cannot begin until all applications it comprises are available. The verification process hence depends on the availability of all applications, which may be developed by independent software vendors. Together, these problems contribute to making the integration and verification process a dominant part of SoC development, both in terms of time and money [3]. The CompSoC platform [1,2] addresses these problems by executing each application in an independent virtual platform. It also uses the SDF design flow [5] that automatically analyzes firm real-time applications and maps them to resources in a virtual platform, according to their resource and timing requirements. The CompSoC virtualization technology relies on two complexity-reducing concepts: predictability and composability, detailed as follows.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Virtual Platforms for Mixed Time-Criticality Applications: The CoMPSoC Architecture and SDF3 Design Flow

Systems-on-Chip (SoC) complexity increases as a growing number of applications are integrated and executed on contemporary systems. These applications consist of communicating tasks mapped on heterogeneous multi-processor platforms with distributed memory hierarchies that strike a good balance between performance, cost, power consumption and flexibility [1], [2]. Complexity is further increased...

متن کامل

Virtual Platform for Mixed-Time Criticality Applications: The CoMPSoC Architecture and SDF3 Design Flow

Systems-on-Chip (SoC) complexity increases as a growing number of applications are integrated and executed on contemporary systems. These applications consist of communicating tasks mapped on heterogeneous multi-processor platforms with distributed memory hierarchies that strike a good balance between performance, cost, power consumption and flexibility [1], [2]. Complexity is further increased...

متن کامل

Composable Virtual Platforms for Mixed-Criticality Embedded Systems

r ecent trends show a steady increase towards concurrently executing more andmore applications on a single embedded system. Multi-Processor Systemon-Chip (MPSoC) architectures are proposed to allow complex design of embedded systems. is is achieved by integrating as many processing resources as possible on a single chip and therefore enabling the execution of multiple applications on a single ...

متن کامل

VOSYSmonitor, a Low Latency Monitor Layer for Mixed-Criticality Systems on ARMv8-A

With the emergence of multicore embedded System on Chip (SoC), the integration of several applications with different levels of criticality on the same platform is becoming increasingly popular. These platforms, known as mixed-criticality systems, need to meet numerous requirements such as real-time constraints, Operating System (OS) scheduling, memory and OSes isolation. To construct mixed-cri...

متن کامل

DOL-BIP-Critical: A Tool Chain for Rigorous Design and Implementation of Mixed-Criticality Multi-Core Systems

Mixed-criticality systems are promoted in industry due to their potential to reduce size, weight, power, and cost. Nonetheless, deploying mixedcriticality applications on commercial multi-core platforms remains a highly challenging problem. To name a few reasons: (i) Industrial mixed-criticality applications are usually complex reactive applications, which cannot be specified by traditional, e....

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012